Subject	Computer Organ./Architect	Course Code	CT115	Theoretical	4 hrs / wk
Semester	2	Prerequisite	IT100	Practical	0 hrs / wk

Objective: To Provide the opportunity to Understand Structure of Computers to be able to utilize architecture to develop System Program

	Торіс	Description
Week 1	 Introduction and Terms. Computer Hardware Units. Computer Software. The Software Development Cycle. 	Including The Subject of Computer architecture and organization. General view and Von-Nueman architecture highlighting program tasks and components, software development environment and producing executable machine code.
	Торіс	Description
Week 2	 Computer Description. Computer main functions and data flow. Performance criteria CISC Computer and Risk Computers. Technology Constraint. 	Explaining the architecture versus Organization Structure versus function. The main function of computers. Computer classification into Microcomputer versus Minicomputers and technology constraint for each class.
	Торіс	Description
Week 3	 Central processing unit. The functions the CPU. The role of the control unit in the CPU Internal CPU buss and the external system bus. 	The structure of the CPU : ALU , CU , General Register , Special Register and Buses . Introduction the function of the CPU , Then knowing how the CPU synchronizes its functions internally and externally by the control unit and the system bus.
Week	Торіс	Description

17

4	 Case Study: the architecture organization for Intel 8086 microprocessor. Intel 8086 CPU. Intel 8086 Flag Register. 	Introduction and analyzing the Intel 8086 CPU architecture: Bus interface Unit BIU, Execution Unit EU and operations Parallelism. Example in assembly how flags are affected by instructions.
	Торіс	Description
Week 5	 Memory organization and the physical address calculation. Interrupt system in Intel 8086. 	How the main memory for 8086 cpu is organized and divided into segments. and how is the address space in mapped into a virtual space with physical address calculation mechanism. Then the student should know the interrupts, vectors and handling.
	Торіс	Description
Week 6	 Instructions Execution and Sequencing. Machine code programming. Instruction fetching and executing cycle. Instruction format. 	Explaining how the CPU executes and instructions from decoding the instruction format and interrupting the meaning of the instruction. This is well demonstrated using a sample from machine code programming: Op-code field and operand(s) field.
	Торіс	Description
Week 7	 Instruction sequencing state diagram. Operations done by the instruction. CPU tasks to complete the execution of an instruction. Place of data to be manipulated. 	Following how a CPU completes the execution of an instruction. What stages to follow and what the operations are done by the instruction. Where data can be found to be manipulated as sources of information.
	Торіс	Description
Week 8	 Immediate addressing mode. Direct and indirect addressing mode. Register and register indirect addressing mode. 	Introduction and analyzing various addressing modes used by most architectures. Examples are taken from addressing modes used by Intel 8086 CPU for real

- 18]

	4. Displacement and stack addressing mode.	demonstration. Other addressing modes can be easily derived from those mentioned addressing mode.
Week	Торіс	Description
9	1. Mid Term Exam.	Testing the knowledge gained by students so far.
	Торіс	Description
Week 10	 Memory hierarchy and performance factors. Semi conductors memory. Memory cell Structure. 	Memory organization. Memory as a store for programming and data: RAM, ROM, PROM, EPROM, EEPROM, Flash memory, Data line, Control line and select line and the bit storage media.
	Торіс	Description
Week 11	 Mapping techniques: Direct mapping, set associative mapping and full associative mapping. Replacement strategies: FIFO, LRU, LFU. Write policies: write back write through. 	Cash memory organization and management. Example for mapping techniques, replacement strategies and write policies.
	Торіс	Description
Week 12	 Mechanisms for data input and output. Memory mapped devices and isolated addressed device. Programming and interrupted input/output. 	Input and output techniques handling. Introducing the concept of device interface. Highlighting how devices are treated from the software point of view: example for each method.
	Торіс	Description
Week 13	 Direct memory access (DMA). DMA controller architecture. DMA programming and functions. 	Introducing the concept, general structure and comparing and outputting using DMA.
Week	Торіс	Description

9

14	1. External buses classifications.	
	2. PC2 bus structure and operations.	System bus architectures.
	3. ISA and EISA bus structures,	Introducing and comparing different
	attributes and functionality.	buses structures.
	4. USB features, structures.	

Course Assessment:

Mid Term	Lap Activities	Final Exam
25%	15%	60%

Text Box and References:

- 1. "Computer Architecture and Organization" john P.Hayes, 2nd Edition.
- 2. "The Intel Microprocessor 8086/80286…/Pentium Pro Processor: Architecture Programming and Interfacing" Barry B.Bary, 5th Edition 2000.